-
Anglický jazyk
ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures
Autor: Saranya Karunamurthi
Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the... Viac o knihe
Na objednávku, dodanie 2-4 týždne
36.99 €
bežná cena: 41.10 €
O knihe
Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the speed at which a multiplication operation can be executed. This book gives a brief overview of various multipliers such as Baugh Wooley, Pezaris, Array, Booth, Vedic multipliers and Compressor based multipliers. The main objective is to compare various types of multiplier in terms of power consumption, area and delay. These signed multiplication concepts are implemented in Verilog HDL and implemented in Cadence RTL Compiler with 180nm technology.
- Vydavateľstvo: LAP LAMBERT Academic Publishing
- Rok vydania: 2018
- Formát: Paperback
- Rozmer: 220 x 150 mm
- Jazyk: Anglický jazyk
- ISBN: 9786139900619
Nemecký jazyk 
