• Anglický jazyk

Verification Methodology Manual for SystemVerilog

Autor: Janick Bergeron

Offers users the first resource guide that combines both the methodology and basics of SystemVerilog

Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.
... Viac o knihe

Na objednávku, dodanie 2-4 týždne

148.49 €

bežná cena: 164.99 €

O knihe

Offers users the first resource guide that combines both the methodology and basics of SystemVerilog

Addresses how all these pieces fit together and how they should be used to verify complex chips rapidly and thoroughly.

Unique in its broad coverage of SystemVerilog, advanced functional verification, and the combination of the two.

  • Vydavateľstvo: Springer US
  • Rok vydania: 2005
  • Formát: Hardback
  • Rozmer: 241 x 160 mm
  • Jazyk: Anglický jazyk
  • ISBN: 9780387255385

Generuje redakčný systém BUXUS CMS spoločnosti ui42.