• Anglický jazyk

Verilog and SystemVerilog Gotchas

Autor: Don Mills

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages.... Viac o knihe

Na objednávku, dodanie 2-4 týždne

111.31 €

bežná cena: 126.49 €

O knihe

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them.

  • Vydavateľstvo: Springer US
  • Rok vydania: 2010
  • Formát: Paperback
  • Rozmer: 235 x 155 mm
  • Jazyk: Anglický jazyk
  • ISBN: 9781441944023

Generuje redakčný systém BUXUS CMS spoločnosti ui42.